Unify access to I/O and memory of the microchannel bus. Spares one segment register.